


September 2014



# IT@Intel Increasing Design Throughput with Workstations Based on New Intel® Xeon® Processor E5-2600 v3 Product Family

### Workload Performance Throughput



### Shesha Krishnapura

Senior Principal Engineer, Intel IT

Vipul Lal Senior Principal Engineer, Intel IT

Ty Tang Senior Principal Engineer, Intel IT

Shaji Achuthan Senior Staff Engineer, Intel IT

Murty Ayyalasomayajula Staff Engineer, Intel IT

In Intel IT tests simulating the daily workflow of a silicon design engineer, a workstation based on the new Intel® Xeon® processor E5-2600 v3 product family completed multiple, concurrent electronic design automation (EDA) application workloads up to 7.90x faster than a workstation based on Intel Xeon processor 5400 series and up to 1.30x faster than a workstation based on previous-generation Intel Xeon processor E5-2600 v2 series.

In our tests, each system completed a total of 96 jobs, using multiple front-end and back-end EDA applications operating on actual Intel silicon design workloads. With a total of 32 processor cores, the workstation based on Intel® Xeon® processor E5-2698 v3 provided higher throughput by running 32 jobs concurrently and completing them more quickly.

High-performance workstations based on the new Intel Xeon processor E5-2600 v3 product family let engineers create and test designs more quickly using multiple EDA applications concurrently. This allows faster design iterations with more demanding design workloads, accelerating a product's time to market. It also allows more validation cycles, enabling improvements in product quality.



#### Contents

- 2 Business Challenge
- 3 Test Methodology
- 4 Results
- 5 Conclusion

### Acronyms

EDA electronic design automation

# **Business Challenge**

Design engineers at Intel face the challenges of integrating more features into ever-shrinking silicon chips, bringing products to market faster, and keeping design engineering and manufacturing costs low.

In a typical workday, each design engineer works simultaneously on several of the functional blocks of a silicon design. For each block, the engineer uses an iterative design method in which each front-end (logical) design stage is followed by a corresponding back-end (physical) design stage, as shown in Figure 1. Each of these design stages is supported by EDA applications that run on engineering workstations based on Intel<sup>®</sup> Xeon<sup>®</sup> processors. Each application workload is processor-intensive and can take from several minutes to hours to complete.

In the past, design engineers staggered design tasks due to limitations in the number of processor cores, CPU speed, and memory capacity of each workstation.

However, as processor performance throughput increased, a new category of workstations has emerged, based on the new Intel Xeon processor E5-2600 v3 product family. These processors act as expert workbenches, allowing engineers to more quickly create and test design ideas by running suites of multiple front-end and back-end EDA applications concurrently.

The new Intel Xeon processor E5-2698 v3 is based on 22nm process technology, which provides greater performance per watt, and includes 16 cores per processor.




Figure 1. Day in the life of a silicon design engineer. An engineer typically works simultaneously on several of the functional blocks in each silicon design; each block is designed using an iterative process supported by front-end and back-end electronic design automation (EDA) applications.

### Day in the Life of a Silicon Design Engineer

### Intel<sup>®</sup> Xeon<sup>®</sup> Processor E5-2698 v3 Features

- Intel<sup>®</sup> Advanced Vector Extensions 2.0 accelerates integer and floating-point intensive applications.
- Intel<sup>®</sup> Turbo Boost Technology 2.0 delivers more performance upside potential.
- PCI Express\* 3.0 support gives better I/O latency and bandwidth.
- High-bandwidth, low-latency bi-direction ring interconnect allows faster access to the 40-MB multibanked last-level L3 cache.
- Intel<sup>®</sup> Hyper-Threading Technology enables up to 32 computational threads per socket.
- Integrated memory controller with four DDR4 memory channels and 46-bit physical addressing facilitates greater memory capacity.

Dual-socket workstations based on the new Intel Xeon processor E5-2600 v3 product family include RAM capacity of up to 1536 GB (with 64-GB DIMMS, using 24 memory slots) to support more demanding workloads and run more EDA applications simultaneously.

To evaluate the impact on design engineers' productivity, we performed tests to compare a workstation based on the new Intel Xeon processor E5-2600 v3 product family with workstations based on previous processor generations.

# Test Methodology

We compared six dual-socket workstations, each based on a different processor generation. Test system specifications are shown in Table 1.

- Intel<sup>®</sup> Xeon<sup>®</sup> processor X5472-based workstation. This workstation included two quad-core processors, based on 45nm process technology.
- Intel<sup>®</sup> Xeon<sup>®</sup> processor W5580-based workstation. This workstation included two quad-core processors, based on 45nm process technology.
- Intel<sup>®</sup> Xeon<sup>®</sup> processor X5680-based workstation. This workstation included two six-core processors, based on 32nm process technology.
- Intel<sup>®</sup> Xeon<sup>®</sup> processor E5-2687W-based workstation. This workstation included two eight-core processors, based on 32nm process technology.
- Intel<sup>®</sup> Xeon<sup>®</sup> processor E5-2697 v2-based workstation. This workstation included two 12-core processors, based on 22nm process technology.
- Intel<sup>®</sup> Xeon<sup>®</sup> processor E5-2698 v3-based workstation. This workstation included two 16-core processors, based on 22nm process technology.

Intel® Xeon® Processor 5400 Series	Intel® Xeon® Processor 5500 Series	Intel® Xeon® Processor 5600 Series	Intel® Xeon® Processor E5-2600 Product Family	Intel® Xeon® Processor E5-2600 v2 Product Family	Intel® Xeon® Processor E5-2600 v3 Product Family
2007	2009	2010	2012	2013	2014
2 × Intel® Xeon® Processor X5472	2 × Intel® Xeon® Processor W5580	2 × Intel® Xeon® Processor X5680	2 × Intel® Xeon® Processor E5-2687W	2 × Intel® Xeon® Processor E5-2697 v2	2 × Intel® Xeon® Processor E5-2698 v3
4 (8 total)	4 (8 total)	6 (12 total)	8 (16 total)	12 (24 total)	16 (32 total)
3.0 GHz	3.2 GHz	3.33 GHz	3.10 GHz	2.7 GHz	2.3 GHz
—	Enabled	Enabled	Enabled	Enabled	Enabled
_	Disabled	Disabled	Disabled	Disabled	Disabled
5400	5520	5520	C600	C600	C610
1600 MHz Front-Side Bus	6.4 GT/s Intel® QPI	6.4 GT/s Intel® QPI	Dual 8.0 GT/s Intel® QPI	Dual 8.0 GT/s Intel® QPI	Dual 9.6 GT/s Intel® QPI
64 GB (8×8 GB)	96 GB (12×8 GB)	96 GB (12×8 GB)	128 GB (16×8 GB)	128 GB (16×8 GB)	256 GB (16×16 GB)
DDR2-667 MHz Fully Buffered DIMM	DDR3-1333 MHz (operating at 1066 MHz)	DDR3-1333 MHz	DDR3-1333 MHz	DDR3-1600 MHz	DDR4-2133 MHz (operating at 1866 MHz)
500 GB, 7200 RPM SATA, 3.0 Gb/s	500 GB, 7200 RPM SATA, 3.0 Gb/s	500 GB, 7200 RPM SATA, 3.0 Gb/s	1 TB, 7200 RPM SATA, 6.0 Gb/s	1 TB, 7200 RPM SATA, 6.0 Gb/s	1 TB, 7200 RPM SATA, 6.0 Gb/s
64-bit Linux*	64-bit Linux	64-bit Linux	64-bit Linux	64-bit Linux	64-bit Linux
	Processor 5400 Series 2007 2 × Intel® Xeon® Processor X5472 4 (8 total) 3.0 GHz 	Processor 5400 SeriesProcessor 5500 Series200720092×Intel® Xeon® Processor X54722×Intel® Xeon® Processor W55804 (8 total)4 (8 total)3.0 GHz3.2 GHzDisabled540055201600 MHz Front-Side Bus6.4 GT/s Intel® QPI64 GB (8 × 8 GB)96 GB (12 × 8 GB)DDR2-667 MHz Fully Buffered DIMMDDR3-1333 MHz (operating at 1066 MHz)500 GB, 7200 RPM SATA, 3.0 Gb/sS00 GB, 7200 RPM SATA, 3.0 Gb/s	Processor 5400 SeriesProcessor 5500 SeriesProcessor 5600 Series2007200920102×Intel® Xeon® Processor X54722×Intel® Xeon® Processor W55802×Intel® Xeon® Processor X56804 (8 total)4 (8 total)6 (12 total)3.0 GHz3.2 GHz3.33 GHzDisabledEnabledDisabled55205400552055201600 MHz Front-Side Bus96 GB (12 × 8 GB)64 GB (8 × 8 GB)96 GB (12 × 8 GB)96 GB (12 × 8 GB)DDR2-667 MHz Fully Buffered DIMMDDR3-1333 MHz SATA, 3.0 Gb/sDOR GB, 7200 RPM SATA, 3.0 Gb/s	Processor 5400 SeriesProcessor 5500 SeriesProcessor 5600 SeriesProcessor E5-2600 Product Family20072009201020122 × Intel® Xeon® Processor X54722 × Intel® Xeon® Processor W55802 × Intel® Xeon® Processor X56802 × Intel® Xeon® Processor X56804 (8 total)4 (8 total)6 (12 total)8 (16 total)3.0 GHz3.2 GHz3.33 GHz3.10 GHzDisabledDisabledDisabledDisabled520C600540055205520C6001600 MHz Front-Side Bus96 GB (12 × 8 GB)96 GB (12 × 8 GB)128 GB (16 × 8 GB)64 GB (8 × 8 GB)96 GB (12 × 8 GB)90 GB (12 × 8 GB)128 GB (16 × 8 GB)DDR2-667 MHz Fully Buffered DIMMDDR3-1333 MHz operating at 1066 MHz SATA, 3.0 Gb/sS00 GB, 7200 RPM SATA, 3.0 Gb/sS00 GB, 7200 RPM SATA, 3.0 Gb/sS00 GB, 7200 RPM SATA, 3.0 Gb/s	Processor 5400 SeriesProcessor 5500 SeriesProcessor 5600 SeriesProcessor E5-2600 Product FamilyE5-2600 v2 Product Family200720092010201220132 × Intel® Xeon® Processor X54722 × Intel® Xeon® Processor W55802 × Intel® Xeon® Processor X56802 × Intel® Xeon® Processor E5-268772 × Intel® Xeon® Processor E5-268774 (8 total)4 (8 total)6 (12 total)8 (16 total)12 (24 total)3.0 GHz3.2 GHz3.3 GHz3.10 GHz2.7 GHzEnabledIsabledEnabledIsabledDisabledDisabledDisabled0.600540055205520C600C6001600 MHz Front-Side Bus6.4 GT/s Intel® QPIDual 8.0 GT/s Intel® QPIDual 8.0 GT/s Intel® QPI64 GB (8 × 8 GB)9 GB (12 × 8 GB)128 GB (16 × 8 GB)128 GB (16 × 8 GB)pDR3-1333 MHz Luly Buffered DIMMCOGB, 7200 RPM 

Intel® QPI – Intel® QuickPath Interconnect; Intel® HT Technology – Intel® Hyper-Threading Technology; DDR – double data rate; DIMM – dual in-line memory module; GB – gigabytes; Gb/s – gigabits per second; MHz – megahertz; RPM – revolutions per minute; SATA – serial advanced technology attachment; TB – terabyte

#### Table 1. Test System Specifications

We designed our tests to represent a typical workday, in which a silicon design engineer is working on multiple design tasks concurrently, using front-end and back-end design applications.

Our goal was to compare the design throughput of each workstation by measuring the time required to complete a total of 96 silicon design jobs: 48 front-end jobs and 48 back-end jobs.

Our tests used industry-leading 32-bit and 64-bit front-end (logic simulation) and back-end (design rule check) EDA applications operating on actual Intel<sup>®</sup> Xeon<sup>®</sup> processor and chipset design workloads.

We ran one concurrent job or application process per physical core. An engineer might use this approach in order to maximize the raw performance throughput of individual applications. In our tests, this resulted in sets of eight to 32 concurrent jobs, depending on the number of cores. When each set had completed, we submitted the next set of eight to 32 jobs. We continued this process until the workstation had completed all 96 jobs (see Table 2).

# Results

In the tests, the Intel Xeon processor E5-2698 v3-based workstation completed the 96 jobs 7.90x faster than the workstation based on Intel Xeon processor X5472 and 1.30x faster than the workstation based on Intel Xeon processor E5-2697 v2, as shown in Table 3 and Figure 2.

#### Table 3. Relative Performance Throughput and Runtimes

Note: The reported times (hh:mm:ss) are the maximum job runtimes observed within each step.

Logic Simulation - Tool B (4 Jobs) Logic Simulation - Tool B (4 Jobs)0:57:080:28:440:29:160:29:160:25:020.36:020.36:020.36:020.37:120.36:020.37:120.36:020.37:12 <th>Workload</th> <th>Intel® Xeon® Processor X5472</th> <th>Intel® Xeon® Processor W5580</th> <th>Intel® Xeon® Processor X5680</th> <th>Intel® Xeon® Processor E5-2687W</th> <th>Intel® Xeon® Processor E5-2697 v2</th> <th>Intel® Xeon® Processor E5-2698 v3</th>	Workload	Intel® Xeon® Processor X5472	Intel® Xeon® Processor W5580	Intel® Xeon® Processor X5680	Intel® Xeon® Processor E5-2687W	Intel® Xeon® Processor E5-2697 v2	Intel® Xeon® Processor E5-2698 v3
Logic Simulation - Tool B (4 Jobs)Calculation - Tool B (2 Distributed Processes x 2 Threads)Calculation - Tool B (2 Distributed Processes x 2 Threads)Calculation - Tool B (2 Distributed Processes x 2 Threads)Calculation - Tool B (2 Distributed Processes x 2 Threads)Calculation - Tool B (4 Jobs)Calculation - Tool B (4 Jobs)Calculati	Logic Simulation - Tool B (4 Jobs)	0.57.00	0.00.44				
Legic Simulation - Tool B (4 Jobs)1:00:440:24:45Image: Control B (4 Jobs)0:36:020:36:020:37:12Logic Simulation - Tool B (4 Jobs)1:06:190:28:350:30:560:35:10<	Logic Simulation - Tool B (4 Jobs)	0:57:08	0:28:44	0:29:16	0:25:02	0:36:02	0:37:12
Logic Simulation - Tool B (4 Jobs)Class (4	Logic Simulation - Tool B (4 Jobs)	1.00.11	0:24:45	0:30:56			
Logic Simulation - Tool B (4 Jobs)1:06:190.28:350:30:560:30:560.35:10Logic Simulation - Tool B (2 Distributed Processes x 2 Threads)1:29:130.36:360.39:140.39:140.38:14Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:24:290.38:410.39:140.35:550.39:140.38:14Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:24:290.38:410.39:140.35:550.39:140.38:140.38:14Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:34:450.39:430.39:140.29:160.36:360.39:340.39:140.36:360.39:430.39:140.29:160.36:400.36:400.36:400.29:160.36:400.29:160.36:400.29:160.36:400.29:160.36:400.29:160.36:400.29:160.36:400.29:160.36:400.29:160.36:400.29:160.36:400.29:160.36:400.29:160.36:400.29:160.36:400.29:160.36:400.36:400.29:160.36:400.36:400.36:400.36:400.36:400.36:400.29:160.36:40	Logic Simulation - Tool B (4 Jobs)	1:00:44					
Logic Simulation - Tool B (4 Jobs)Calculation - Tool B (2 Distributed Processes x 2 Threads)1:29:130:36:360:39:140:35:10Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:24:290:38:410:39:140:35:550:38:140:38:14Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:24:290:39:140:39:140:35:550:38:140:38:41Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:34:450:39:430:39:140:35:550:38:400:38:40Logic Simulation - Tool B (4 Jobs)0:57:080:28:440:29:160:25:020:36:020:36:020:38:40Logic Simulation - Tool B (4 Jobs)1:00:440:24:450:30:350:30:360:39:140:36:020:36:020:36:02Logic Simulation - Tool B (4 Jobs)1:00:440:24:450:30:360:30:360:39:140:36:020:36:020:36:020:36:020:36:02Logic Simulation - Tool B (4 Jobs)1:06:190:28:350:30:360:39:140:36:02 <td>Logic Simulation - Tool B (4 Jobs)</td> <td>1.00.10</td> <td rowspan="2">0:28:35</td> <td rowspan="3">0:35:10</td>	Logic Simulation - Tool B (4 Jobs)	1.00.10	0:28:35		0:35:10		
Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) Design Rule Check - Tool C (4 Threads)1:29:130:36:360:39:14 <td>Logic Simulation - Tool B (4 Jobs)</td> <td>1:06:19</td>	Logic Simulation - Tool B (4 Jobs)	1:06:19					
Design Rule Check - Tool C (4 Threads) 0:3 (2 1 G (2 1	Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)	1.20.12	0.26.26				
Design Rule Check - Tool C (4 Threads)   1:24:29   0:38:41   0:39:43   0:39:14   0:38:40   0:38:14	Design Rule Check - Tool C (4 Threads)	1:29:13	3 0:36:36 0:39:14				
Design Rule Check - Tool C (4 Threads)Construction of the Construction of the Check - Tool B (2 Distributed Processes x 2 Threads)1:34:450:39:430:39:430:39:140:35:550:39:550:38:400:38:40Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)0:57:080:28:440:29:160:29:160:25:020:36:02<	Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)	1.24.20	0:38:41	0:39:14	0:35:55	0:38:14	0:38:40
Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:34:450:39:430:39:140:440:39:140:3	Design Rule Check - Tool C (4 Threads)	1:24:29					
Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)Out of the control of	Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)	1.24.45	0.00.15				
Logic Simulation - Tool B (4 Jobs)0:57:080:28:440:29:160:25:020:36:020:36:02Logic Simulation - Tool B (4 Jobs)1:00:440:24:450:28:350:30:560:36:020:36:02Logic Simulation - Tool B (4 Jobs)1:06:190:28:350:30:560:35:100:35:100:35:10Logic Simulation - Tool B (4 Jobs)1:06:190:28:350:30:560:35:100:35:100:35:10Logic Simulation - Tool B (4 Jobs)1:29:130:36:360:39:140:35:100:38:44Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:24:290:38:410:39:140:35:550:38:140:38:44Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:24:290:39:430:39:140:35:550:38:140:38:14Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:34:450:39:430:39:140:35:550:38:140:38:14Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:34:450:39:140:39:140:38:140:38:140:38:14Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:34:450:39:140:39:140:38:121:54:36Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:30:5166:34:084:37:203:12:142:28:321:54:36	Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)	1:34:45	0:39:43				
Logic Simulation - Tool B (4 Jobs) 1:00:44 0:24:45 0:29:16 0:25:02 0:36:02   Logic Simulation - Tool B (4 Jobs) 1:00:44 0:24:45 0:30:56 0:35:10 0:35:10   Logic Simulation - Tool B (4 Jobs) 1:06:19 0:28:35 0:30:56 0:35:10 0:35:10   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:29:13 0:36:36 0:39:14 0:35:15 0:38:41   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:24:29 0:38:41 0:39:14 0:35:55 0:38:14 0:38:14   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:35:55 0:38:24 0:38:14   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:35:55 0:38:14 0:38:14   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:35:55 0:38:24 0:38:24   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:38:24 0:38:24 0:38:24 0:38:24 0:38:24 0:38:24 0:38:24	Logic Simulation - Tool B (4 Jobs)	0.57.00	0:28:44	0:29:16	0:25:02	0.26.02	
Logic Simulation - Tool B (4 Jobs) 1:00:44 0:24:45 0:30:56 0:36:02   Logic Simulation - Tool B (4 Jobs) 1:06:19 0:28:35 0:30:56 0:35:10 0:35:10   Logic Simulation - Tool B (2 Distributed Processes x 2 Threads) 1:29:13 0:36:36 0:39:14 0:35:10 0:38:41   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:24:29 0:38:41 0:39:14 0:35:55 0:38:14 0:38:14   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:24:29 0:39:14 0:39:14 0:35:55 0:38:14 0:38:14   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:35:55 0:38:25 0:38:14 0:38:14   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:35:55 0:38:14 0:38:14   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:38:14 0:38:22 1:54:36   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:38:24 0:38:24 0:38:24 0:38:24 0:38:24<	Logic Simulation - Tool B (4 Jobs)	0.57.08					
Logic Simulation - Tool B (4 Jobs)Cold Cold Cold Cold Cold Cold Cold Cold	Logic Simulation - Tool B (4 Jobs)	1.00.11	0.24.45				
Logic Simulation - Tool B (4 Jobs) 1:06:19 0:28:35 0:30:14 0:35:10   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:29:13 0:36:36 0:39:14 0:38:41   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:24:29 0:38:41 0:39:14 0:35:55 0:38:14   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:24:29 0:38:41 0:39:14 0:35:55 0:38:14 0:38:14   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:35:55 0:38:21 0:38:21 0:38:21 0:38:21 0:38:21 0:38:21 0:38:21 0:38:22 1:54:36	Logic Simulation - Tool B (4 Jobs)	1:00:44 0:24:45				0.36.02	
Logic Simulation - Tool B (4 Jobs)Constant of the constant of the con	Logic Simulation - Tool B (4 Jobs)	1.06.10	0:30:56				
Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:29:130:36:360:39:140:38:41Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:24:290:38:410:39:140:35:550:38:14Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:24:290:39:430:39:140:35:550:38:140:38:41Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:34:450:39:430:39:140:35:550:38:120:38:140:38:44Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:34:450:39:430:39:140:35:550:38:121:34:36Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)1:36:166:34:084:37:203:12:142:28:321:54:36	Logic Simulation - Tool B (4 Jobs)	1:06:19	0:28:35		0.25.10		0:38:44
Design Rule Check - Tool C (4 Threads) Image: Check - Tool B (2 Distributed Processes x 2 Threads) 1:24:29 0:38:41 0:39:14 0:38:14 0:38:14   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:24:29 0:39:43 0:39:14 0:35:55 0:38:14 0:38:41   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:35:55 0:38:24 0:38:44   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:35:55 1:54:36	Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)	1.20.12	0.26.26	0:39:14	0:35:10	0:38:14	
Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:24:29 0:38:41 0:39:14 0:38:55 0:38:14   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:35:55 0:38:21   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:35:55 0:38:22 1:54:36   Lead Check - Tool B (2 Distributed Processes x 2 Threads) 15:05:16 6:34:08 4:37:20 3:12:14 2:28:32 1:54:36	Design Rule Check - Tool C (4 Threads)	1:29:13	0:36:36				
Design Rule Check - Tool C (4 Threads) 0:39:14 0:39:14 0:35:55   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:35:55   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14 0:35:55   Total Runtime 15:05:16 6:34:08 4:37:20 3:12:14 2:28:32 1:54:36	Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)	1.24.20	0:38:41	0:39:14	0:35:55		
Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14   Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) 1:34:45 0:39:43 0:39:14   Total Runtime 15:05:16 6:34:08 4:37:20 3:12:14 2:28:32 1:54:36	Design Rule Check - Tool C (4 Threads)	1.24.29					
Design Rule Check - Tool B (2 Distributed Processes x 2 Threads) Total Runtime 15:05:16 6:34:08 4:37:20 3:12:14 2:28:32 1:54:36	Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)	1.2 1.1 5	0.20.42				
	Design Rule Check - Tool B (2 Distributed Processes x 2 Threads)	1.54.45	0:39:43				
Relative Throughput 1.00 2.30 3.26 4.71 6.09 7.90	Total Runtime	15:05:16	6:34:08	4:37:20	3:12:14	2:28:32	1:54:36
	Relative Throughput	1.00	2.30	3.26	4.71	6.09	7.90

Table 2. Concurrent Jobs per Set and Number of Steps

Intel® Xeon® Processor Numbers	Jobs per Set	Steps
X5472	8	12
W5580	8	12
X5680	12	8
E5-2687W	16	6
E5-2697 v2	24	4
E5-2698 v3	32	3




Figure 2. Relative performance throughput of dual-socket workstations running multiple front-end and back-end electronic design automation (EDA) applications. Intel internal measurements; August 2014.

With a total of 32 cores, the Intel Xeon processor E5-2698 v3-based workstation was able to run 32 jobs concurrently, and therefore completed the 96 jobs in fewer steps than the other workstations. This resulted in a faster overall completion time.

## Conclusion

The availability of workstations based on the new Intel Xeon processor E5-2600 v3 product family has broad implications for silicon design. In the past, design engineers staggered design tasks due to limitations in processing power and the number of cores available. Now, design engineers can run more jobs concurrently, reducing total design time.

This allows engineers to analyze the results of each design stage sooner, make necessary design changes, and quickly run the next design iteration—resulting in increased design engineer productivity and faster semiconductor product design. Engineers can also run more validation cycles, identifying problems earlier in product development to improve quality.

Our results suggest that other technical applications with large memory requirements, such as simulation and verification applications in the auto, aeronautical, oil and gas, and life sciences industries, could see similar improvements.

Based on our test results, we are establishing workstations based on Intel Xeon processor E5-2600 v3 product family as our standard for Intel IT internal workstation deployments, including refreshes of older systems.

### For more information visit www.intel.com/IT.

Software and workloads used in performance tests may have been optimized for performance only on Intel<sup>®</sup> microprocessors. Performance tests are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

System configurations and performance tests conducted are discussed in detail within the body of this paper. For more information go to www.intel.com/performance. Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families: Learn About Intel® Processor Numbers.

THE INFORMATION PROVIDED IN THIS PAPER IS INTENDED TO BE GENERAL IN NATURE AND IS NOT SPECIFIC GUIDANCE. RECOMMENDATIONS (INCLUDING POTENTIAL COST SAVINGS) ARE BASED UPON INTEL'S EXPERIENCE AND ARE ESTIMATES ONLY. INTEL DOES NOT GUARANTEE OR WARRANT OTHERS WILL OBTAIN SIMILAR RESULTS. INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS AND SERVICES. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELIECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS AND SERVICES INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Intel, the Intel logo, Look Inside., the Look Inside. logo, and Xeon are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2014 Intel Corporation. All rights reserved. Printed in USA

0914/WWES/KC/PDF

#### IT@Intel

We connect IT professionals with their IT peers inside Intel. Our IT department solves some of today's most demanding and complex technology issues, and we want to share these lessons directly with our fellow IT professionals in an open peer-to-peer forum.

Our goal is simple: improve efficiency throughout the organization and enhance the business value of IT investments.

Follow us and join the conversation:

- Twitter
- #IntelIT
- LinkedIn
- IT Center Community

Visit us today at **intel.com/IT** or contact your local Intel representative if you would like to learn more.



Please Recycle